Parallel
Simulated Annealing
Simulated annealing is most often used by VLSI chip designers to determine the optimum arrangement of thousands of circuits. But, as Michael shows here, it has other applications as well.Related Reading
More Insights
INFO-LINK
To upload an avatar photo, first complete your Disqus profile. | View the list of supported HTML tags you can use to style comments. | Please read our commenting policy. | |