Rebuilding the Tower of Hanoi
Sometimes seemingly serial computations may be coded with parallel algorithms if you can figure out how to present the final results in the proper order.
The CoreInfo 3.03 Utility Provides Detailed Intel Instruction Sets
The newest version of CoreInfo provides a detailed summary of all the instructions sets that the CPUs found on the system support.
Linked Lists Are, Like, So Last Century
Give up your sequential linked lists in favor of tree structures for all of your unordered data when processing that data in parallel.
Seeing the Light with Backtracking
Use the processing speed of computers to generate and explore different possible configurations to solve Akari puzzles.
Boost Performance for Your Android Native Code
The Android NDK is a toolset that lets you embed components that make use of native code in your Android applications.
Calling IPP Functions from C# Code
Intel Integrated Performance Primitives, also known as IPP, is a library of highly optimized math software functions for digital media and data-processing applications.
Three Parallel Backtracking Designs
Clay presents three design versions of the parallel NQueens() function.
Retrieving Detailed Information About Your Intel Multicore CPU Features with Intel IPP
There are several ways of retrieving detailed information about your Intel multicore CPU features. I discovered two functions in IPP that provide most of the information I usually need.
Implicit CPU Vectorization with Intel OpenCL SDK 1.5
Intel OpenCL SDK 1.5 includes important performance enhancements specifically designed for the latest Intel 2nd Generation Core Processors and outlines a path for future performance improvements.
Backtracking for Fun and Profit
Backtracking can be used to find all (or some) solutions to problems that are able to incrementally build candidates to solutions.
Today's Question
The best use of parallel/multicore systems is:
- Intel Concurrency Checker 2.1
- Intel Performance Tuning Utility 3.2 Update
- Intel C++ Parallelism Exploration Compiler, Prototype Edition
- Intel C++ STM Compiler, Prototype Edition 3.0
- Intel Threading Building Blocks 2.1
- Code and Downloads
- Intel Cluster Tools
- Intel C++ and Fortran Compilers
- Intel MPI Library 2.0 for Linux
- Intel Threading Analysis Tools
- VTune Performance Analyzer
- Intel C++ and Fortran Compiler Professional Editions
- The Fortran Compiler v11
- Whatif.intel.com
- Intel Software
- Intel Software Network
- Intel Software Insight Magazine
- Intel Solutions and Services
- Threading on Intel Parallel Architectures Forum
- Parallel Programming and Multi-Core Forum
- Intel Clusters and HPC Technology Forum
- High Performance Computing Forum
- Open Source Forum
Booting an Intel Architecture System, Part II: Advanced Initialization
Once the processor is running and memory has been initialized, timers and devices must be started up and a memory map laid out. Only then, can the OS be loaded.
The free lunch is over. Now welcome to the hardware jungle.
Booting an Intel Architecture System, Part I: Early Initialization
How Data Dependence Affects Performance
-
NEW Research!! State of Parallel Programming 2012
The Parallel Programming Landscape: Multicore has gone mainstream — but are developers ready?
UBM TechWeb surveyed Dr. Dobb's readers in October 2011, to determine how much experience software developers have with parallel programming and what challenges they face in developing software that exploits multicore architectures. Read the State of Parallel Programming 2012 as we reveal the answers based on the survey results and the latest academic research.
Download the Research Report Now - HPC Study: Biophysicists and Mathematicians
Embrace Parallelism with Intel® Parallel Advisor
Learn how a group of research scientists in Russia parallelized their applications in response to the growing data from biological experiences and increasing complexity of simulation requirements. - Intel ® Parallel Studio XE SP1
The SP1 release now adds functionality to simplify the transition from multicore to many-core hardware platforms. - Nik Software Increases Rendering Speed of HDR by 1.3x
By optimizing its software for Advanced Vector Extensions (AVX), Nik Software used Intel® Parallel Studio XE to identify hotspots 10x faster, and enable end users to render high dynamic range (HDR) imagery 1.3x faster.
Learn more - ESI Group* Achieves Up to 450 Percent Faster Performance on Quad-Core Processors
By optimizing its noise and vibration simulation software for a quad-core Intel® Xeon® processor, ESI Group used Intel® Parallel Amplifier to identify hotspots, improving overall performance by more than 400 percent on certain problems when compared with the previous performance on a single-core processor.
Learn more - Massachusetts General Hospital* Achieves 20X Faster Colonoscopy Screening Processing Time
Massachusetts General Hospital (MGH) 3D Imaging Research*, working with Intel, Microsoft*, and Vectorform*, used Intel® Parallel Studio 2011 to optimize key image processing libraries, reducing the compute-intensive colon-screening processing time from 60 minutes to 3 minutes.
Learn more - Intel Parallel Studio XE 2011 Ebook — Download this comprehensive Ebook today!
- Intel Parallel Studio; Download the free eval today!
- Intel® Software Network; Connect with developers and Intel engineers
- Alianet Knowledge Management Case Study; Expediting optical character recognition
- Altair Manufacturing & Industrial Case Study; Creating a new standard in virtual crash testing
- The Creative Assembly Games Case Study; Conquering threading and graphics challenges for Napoleon: Total War
- Envivio Video Compression Case Study; Helping ensure the best video quality and performance with safe and secure code
- Firaxis Games Case Study; Creating a world-class game engine
- Petrobras Energy Case Study; Doubling performance of seismic analysis for oil discovery
- Simulia Realistic Simulation Case Study; Enabling easier model construction and boosting engineering efficiencies
- Sentinelle Medical Case Study: Achieving early and accurate detection of cancer
- RWTH Aachen University Case Study: Helping developers more quickly move forward with multicore applications
- Open CASCADE* Case Study: Optimizing development of complex software simulations
- RADVISION* Case Study: Dramatically accelerating the performance of IP-based applications on multicore platforms
- RTT Software Case Study: Transforming the way automotive manufacturers develop next generation cars
PPoPP '12: ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming
-
February 25-29
PPoPP '12 will be held in New Orleans, Louisiana.
-
March 23
The 4th Annual Cloud Computing Summit 2012 will be held in London, U.K.
-
March 26-29
HPC 2012 will be held in Orlando, Florida.
-
May 21-25
HIPS will be held in Shanghai, China.
-
June 25-29
The 26th International Conference on Supercomputing will be held on San Servolo Island, Venice, Italy.
-
November 10-16
SC12 will be held in Salt Lake City, Utah.
Optimization NoticeIntel® compilers, associated libraries and associated development tools may include or utilize options that optimize for instruction sets that are available in both Intel® and non-Intel microprocessors (for example SIMD instruction sets), but do not optimize equally for non-Intel microprocessors. In addition, certain compiler options for Intel compilers, including some that are not specific to Intel micro-architecture, are reserved for Intel microprocessors. For a detailed description of Intel compiler options, including the instruction sets and specific microprocessors they implicate, please refer to the "Intel® Compiler User and Reference Guides" under "Compiler Options." Many library routines that are part of Intel® compiler products are more highly optimized for Intel microprocessors than for other microprocessors. While the compilers and libraries in Intel® compiler products offer optimizations for both Intel and Intel-compatible microprocessors, depending on the options you select, your code and other factors, you likely will get extra performance on Intel microprocessors. Intel® compilers, associated libraries and associated development tools may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include Intel® Streaming SIMD Extensions 2 (Intel® SSE2), Intel® Streaming SIMD Extensions 3 (Intel® SSE3), and Supplemental Streaming SIMD Extensions 3 (Intel® SSSE3) instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. While Intel believes our compilers and libraries are excellent choices to assist in obtaining the best performance on Intel® and non-Intel microprocessors, Intel recommends that you evaluate other compilers and libraries to determine which best meet your requirements. We hope to win your business by striving to offer the best performance of any compiler or library; please let us know if you find we do not. Notice revision #20101101 |
|